Notice of References Cited

5,452,231 %

5,869,979 🖔

5,671,432 🙏

M

09/19/95

02/09/99

09/23/97

Application No. **09/069,054**

Applicant(s)

Richard CHAN et al.

364

326

395

489

38

800

Examiner

A.M. Thompson

Butts et al.

Bocchino

Bertolet et al.

Group Art Unit 2768

Page 1 of 2

U.S. PATENT DOCUMENTS						
	DOCUMENT NO.	DATE		NAME	CLASS	SUBCLASS
А	4,758,745 メ	07/19/88	/	Elgamal et al.	307	465
В	5,594,367	01/14/97	/	Trimberger et al.	326	41
С	5,835,751	11/10/98	/	Chen et al.	395	500
D	5,304,860	04/19/94	/	Ashby\vet al.	307	296.3
E	5,338,983 🗡	08/16/94	/ 、	Agarwala	307	465
F	5,347,1817	09/13/94	/	Ashby et al.	307	465
G	5,991,908 🖈 '	11/23/99	/	Baxter c. al.	714	727
н	5,959,466 💢	09/28/99	/	McGowan	326	39
ı	5,874,834 🏑	02/23/99	/	New	326	39
J	- پر 5,469,003	11/21/95	/	Kean	326	39

FOREIGN PATENT DOCUMENTS

	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
N						
0				ĭ		
P						
Q						
R						
s						
Т						

NON-PATENT DOCUMENTS

		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	DATE
	U	A. Aggarwal et al., Routing Architectures for Hierarchical Field Programmable Gate Arrays, IEEE International COnference on COmputer Design: VLSI in Computers and Processors, pp. 475-478.	10/94
8000	v	M. Karjalainen et al., Blcok Diagram Compilation and Graphical Editing of DSP Algorithms in the QuickSig System, IEEE Circuits and Systems, pp. 1057-1060	06/88
	w	L.R. Ashby, Interface Techniques for Embedding Custom Mega Cells In A Gate Array, IEEE Custom Integrated Circuits Conference, pp. 23.5.1 - 23.5.4	05/93
	х	A. El Gamal, An Architecture for Electrically Cofigurally Gate Arrays, IEEE Journal colid State Circuits, pp. 394-398	04/89

1		ĭ
	Application No.	Applicant(s)
	09/069,054	

Notice of References Cited

ichard CHAN et al.

Examiner
A.M. Thompson

Group Art Unit

				A.M. Thompson	2768	Page 2 of 2
			U.S. PATENT D	OCUMENTS		
_	DOCUMENT NO.	DATE		NAME	CLAS	S SUBCLASS
A	5,878,051 😾	03/02/99	6	Sharma et al.	37	1 22.1
В	5,742,181%	04/21/98	/	Rush	320	6 41
С	5,224,056 🔀	06/29/93	/	Chene et al.	364	490
D	5,894,565 🖈	04/13/99	1	Furtek et al.	399	5 500
E	4,873,459 🗜	10/10/89		El Gamal et al.	307	7 465
F	5,883,850 x	03/16/99	/	Lee et al.	369	5 230.03
G						
н						
1						
J						
к						
L						
М						
			FOREIGN PATENT	T DOCUMENTS		L
	DOCUMENT NO.	DATE	COUNTRY	NAME	CLAS	s subclass
N						
0						
Р						
Q						
R						
s						
Т						
•	Mar. 200 31, 22.	•	NON-PATENT D	OCUMENTS		
		DOCUMENT (Incl	uding Author, Title, Sou	rce, and Pertinent Pages)		DATE
U	M. Agarwala et al., An Arci Systems, pp. 136-141.	M. Agarwala et al., An Architecture for a DSP Field-Programmable Gate Array, IEEE Transactions on VLSI Systems, pp. 136-141.			03/95	
ν						
w						
Х						1